

REMARKS

The claims are claims 1 to 8.

Claims 1 to 4 and 6 to 8 are amended in response to rejections under 35 U.S.C. §112.

Claims 1 and 6 are amended as suggested by the Examiner to cure the informalities noted at page 2 of the FINAL REJECTION.

Claims 1 to 8 were rejected under 35 U.S.C. §112 as being indefinite by not particularly pointing out and distinctly claiming the subject matter of this application.

Claims 1 and 6 are amended to recite "packing plural corresponding dither values into equal sections of a second data word, said equal sections of said second data word identical to said equal sections of said first data word." This recitation provides proper definition of the equal sections of the second data word and makes clear that these equal sections are identical.

Claims 1 and 6 are amended to recite an arithmetic logic unit which is "selectively spilttable into equal sections corresponding to said equal sections of said first and second data words thereby forming a sum data word." This provides proper definition of the equal sections of the arithmetic logic unit and makes clear that these equal sections of the ALU correspond to the equal sections of the first and second data words.

Claims 1, 2, 6 and 7 have been amended to change "sum data word generating a carry output" to "sum data word that has generated a carry output" as suggested by the Examiner.

Claims 1 and 6 have been amended to place "form" following "said adding to" as suggested by the Examiner.

Claims 1 and 6 have been amended to recite "to form a corresponding section of all 1's." This amended language makes clear that the saturation of any section of the sum data word operates on that section.

Claim 3 has been amended to recite "right shifting said saturated sum data word a number of bits equal to said predetermined number of least significant bits of each section." This amended language makes clear that the number of bits of the right shift equals the number of bits of the predetermined number of least significant bits of each section.

Claim 3 has been amended to recite "forming a mask data word having a number of 1's in least significant bits of each section equal to said predetermined number of least significant bits of each section." This amended language makes clear that the number of 1's in each section of the mask data word equals the number of bits of the predetermined number of least significant bits of each section.

Claims 3 and 8 have been amended to change "said shifted saturated sum data word" to "said right shifted saturated sum data word." This makes clear that the term refers to the results of the right shifting.

Claim 4 has been amended to change "said input pixel values" to "said input pixel values." The term "pixel values" finds antecedence at line 4 of claim 1.

Claim 8 has been amended to recite "said mask generator forming a mask data word having each section filled..." This language makes clear that the mask generator performs the recited filling.


Claim 8 has been amended to recite "filling each section with a number of least significant 1's equal to a number received at said input." This language makes clear that the number of 1's equals a number received at the mask generator input.

The Applicants respectfully submit that all the present claims are allowable for the reasons set forth above. Therefore early reconsideration and advance to issue are respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicants request that the Examiner contact Applicants' attorney at the below listed telephone number and address to facilitate prosecution.

Texas Instruments Incorporated
P.O. Box 655474 M/S 3999
Dallas, Texas 75265
(972) 917-5290
Fax: (972) 917-4418

Respectfully submitted,


Robert D. Marshall, Jr.
Reg. No. 28,527